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Abstract. The paper presents a test stimulus generation and fault simulation methodology for the detection of
catastrophic faults in analog circuits. The test methodology chosen for evaluation is RMS AC supply current
monitoring. Tests are generated and evaluated taking account of the potential fault masking effects of process
spread on the faulty circuit responses. A new test effectiveness metric of probability of detection is deﬁned and the
application of the technique to an analog multiplier circuit is presented. The fault coverage ﬁgures are therefore
more meaningful than those obtained with a ﬁxed threshold.
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1. Introduction
The slow and expensive nature of speciﬁcation test-
ing has motivated research into fault-based or struc-
tural testing for analog circuits [3]. The coverage for
catastrophicfaultsofthesetestshasapproached100%,
but the validity of the results is open to question be-
cause the setting of the threshold between the faulty
and fault free responses has in general been arbitrary,
and has not fully taken into consideration the effect of
manufacturing process parameter variation [5, 9, 11,
15, 17]. In many publications the tolerance bounds are
not stated which makes the comparison of structural
based fault detection techniques impossible.
Whilst process variations can be studied in isolation
as a failure mechanism, any study of spot defects can-
not ignore process spread and the possible fault mask-
ing effect it may have. More recent work on structuralP1: XXX
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testing has used Monte Carlo simulations to produce
a tolerance band around the fault-free circuit response
[1]. The effect of process variations on circuits under
catastrophicfaultconditionshasalsobeeninvestigated
elsewhere [12]. The effects of parametric variation on
system-level behavior have also been studied [16].
Although the success of a test is largely based on the
correctchoiceofstimulus,littleefforthasbeengivento
generating optimum test stimuli for catastrophic faults
[19, 22, 23].
In order to increase conﬁdence in the use of efﬁ-
cient structural tests we present an algorithm that ﬁrst
chooses the best test stimuli using sensitivity analy-
sis, and after fault simulation produces ﬁgures of de-
tectability using manufacturing process information to
formarealistictoleranceonthefault-freeandfaultycir-
cuits. The test chosen to demonstrate this algorithm is
ACRMSSupplyCurrentMonitoring.Measurementof
theRMSvalueoftheACcomponentofthesupplycur-
rent [25] has many advantages over typical DC [5] and
transient based tests [2, 4]. For example it is not neces-
sarytoemploycomplicatedpostprocessingtechniques
toanalyzethefaultresponseandanACstimulusmaybe
propagatedthoughcapacitively-coupledanalogstages.
The format of this paper is as follows: Section 2
presentsourapproachtoteststimulusgenerationbased
on sensitivity analysis but taking account of process
variation. In Section 3 we discuss the analog fault
models and simulation techniques and in Sections 4
and 5 we consider the prediction of test quality using
Monte Carlo simulation and a probabilistic approach.
In Section 6 we describe the simulation algorithm that
reduces test evaluation time. Section 7 presents an ap-
plicationofthetechniqueandresultsforananalogmul-
tiplier. In the ﬁnal section we present our conclusions.
2. Test Stimulus Generation
In this work, we have chosen to limit the test stimulus
generation problem to that of ﬁnding the best set of
parameters of a single sinusoid deﬁned by Eq. (1)
f (Voff, A, f,t,ϕ) = Voff + Asin(2πft+ ϕ) (1)
where Voff is the DC offset voltage, A is the amplitude,
f is the frequency, t is the current time and φ is the
phase.
Smallsignalsensitivityanalysisisusedtoselecteach
test stimulus parameter, avoiding the need for repeated
transientsimulationofeverycombinationofthestimu-
lusparameters.Sensitivityanalysishaspreviouslybeen
used as a means of selecting the optimum frequency to
detect parametric component faults at the output of the
circuit [21]. Here, we are evaluating RMS supply cur-
rent test as a test for catastrophic faults. Therefore we
usesensitivityanalysistopredicthowtheadditionofan
extra component, modeling the catastrophic fault, will
change the transfer admittance from the input terminal
VIN to the supply current IDD.
We obtain this sensitivity information by injecting
a high resistance short circuit at each fault site in turn
within the circuit. The resistance value is high enough
to avoid degradation of functional performance. For
the entire input stimuli space, the resultant change in
transfer admittance between the faulty and fault free
circuit is then calculated using a SPICE-based circuit
simulator as
SIddAC
Rfault =
Idd( f,Voff)faulty − Idd( f,Voff)faultfree
Idd( f,Voff)faultfree
(2)
where, S is the sensitivity of the Idd AC transfer func-
tion to the catastrophic fault, and Idd( f ,Voff)i st h eIdd
AC response as a function of offset voltage and fre-
quency.
Forafaultinaparticularcomponenttohavethehigh-
est chance of detection, the AC supply current though
the rest of the circuit must be at a minimum. Since ad-
justment of the DC offset can change the relative size
of the AC supply current that ﬂows though each circuit
branch,ourinputstimulisearchspaceincludesDCoff-
sets. However the search must be limited to DC offsets
that ensure the AC supply current is as linear as possi-
ble so that results from the essentially linear sensitivity
analysis are valid. For example we would avoid stim-
ulating an operational ampliﬁer outside the Common
Mode input range speciﬁcation. Therefore we propose
a measurement of the extent of the linearity by deter-
mining the change in the AC supply current transfer
function as the DC offset is incremented between the
supplyrails.Ifataparticularoffsetvoltagethegradient
ofthisfunctionexceedsaheuristiclimitthenthisoffset
voltage is excluded from further analysis.
The best amplitude for fault detection is a compro-
mise between a high signal to noise ratio at the sup-
ply terminal and the linearity and predictability of the
output response. Here we use one input to excite the
fault; two or more inputs could be used in the analy-
sis, in which case the phase relationship between the
two would have to be considered. However this wouldP1: XXX
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increase the complexity of the test generation task to
and is not implemented here.
Due to variations in process parameters, the spread
invaluesofRMSsupplycurrentwillnotbeconstantfor
all frequencies and DC offsets, so the stimulus chosen
withsensitivityanalysismightalsobethatatwhichthe
circuit is most susceptible to process spread. Therefore
fortherangeofvalidDCoffsetsaMonteCarloACfre-
quencysweepisperformedonthefaultfreecircuitand
the mean and standard deviation of the supply current
are calculated for each stimulus. The size of the mean
relative to the standard deviation then gives an indica-
tion of the effect of process parameter change and acts
as a weighting factor on the sensitivity information.
The maximum of this weighted sensitivity function is
found for each fault, deﬁned by Eq. (3):
F( f,Voff)
= MAX
 
 
 
 
Idd( f,Voff)faulty − Idd( f,Voff)faultfree
Idd( f,Voff)faultfree
×
Idd( f,Voff)µ
Idd( f,Voff)σ
 
 
 
  (3)
where Idd( f ,Voff)µ and Idd( f ,Voff)σ are the mean and
standard deviation as a function of DC offset and fre-
quency of the AC Idd supply current. From this test
stimulus generation technique an input stimuli set of
frequencies and offsets is obtained. This set of stimuli
is then used in the test evaluation techniques described
in the following sections.
Fig. 1. The ANTICS fault simulation software.
3. Fault Modeling and Analog Fault Simulation
It is clear that any research into structural based test-
ing requires a fault simulation methodology in order
to evaluate test quality. Several Analog Fault Simula-
tion (AFS) approaches have been developed and are
described in the literature [7]. The AFS approach used
here, similar to that used in other fault simulators, is
to utilize an existing circuit simulator (in this case
HSPICE) and modify circuit netlists with a simula-
tion fault model to allow simulation of faulty devices.
The ANTICS analog fault simulator that has been de-
veloped by the authors is shown in Fig. 1. As analog
circuits are subject to process parameter deviations,
this must be considered during the analog fault sim-
ulation process so Monte Carlo simulations are used
for the fault injected and fault-free circuits. The AFS
procedure thus contains the steps of random number
generation, fault injection, repeated simulation (over a
network cluster of workstations) and post-processing
analysis. It is the analysis in the ﬁnal stage of AFS that
forms the bulk of the discussion in this paper.
The simulation fault models used (4 catastrophic
faults per transistor) are shown in Fig. 2. Only transis-
tor device faults were simulated for this investigation
although the technique is not restricted to this fault
model. Other approaches have used Inductive Fault
Analysis (IFA) in order to generate realistic fault list
based on layout and defect information [10, 18]. How-
ever, in this case such information was unavailable and
the fault list was generated purely from the schematic.P1: XXX
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Fig. 2. Catastrophic fault models: Rs = (1  , 500  ), Ro = 100 M ,C o= 1f F .
The size of the resistance used to model a bridg-
ing defect in previous work [5, 25] was assumed to be
1 .Bruls[20]hasinvestigatedtheresistanceofbridg-
ing fault by examining 400 defects on bridging struc-
turesspeciallyconstructedfortheinvestigationusinga
standard manufacturing process. Unfortunately a high
degree of uncertainty precludes the estimation of an
exact distribution of resistance value, and hence the in-
clusion of the short resistance as one of the parameters
varied during the Monte Carlo simulation. The results
do however show that the vast majority of bridging de-
fects have a resistance less than 500   although a few
“non-catastrophic,” soft faults were identiﬁed with re-
sistancesgreaterthanthisandupto20K .Sincemost
defects were shown to have a resistance below 500  ,
some authors have chosen to use this as an upper limit
value for modeling spot defects [6, 13]. In this work
the effect of bridging resistance value is investigated
by comparing the fault simulation results using a 1  
and a 500   bridging fault model.
In general, certain faults will be clearly detected, for
example those that exhibit changes of several orders of
magnitude in the supply current. However, there may
be other faults which produce a more subtle effect and
these require Monte Carlo simulations in order to cor-
rectly classify them. The inclusion of the Monte Carlo
simulation post-processing stage within the ANTICS
software is considered in the next section.
4. Fault Detection under Process
Parameter Deviations
During the HSPICE Monte Carlo simulation, process
parameter deviations are simulated by altering the
global component models according to manufactur-
inginformation.ThemeasurementsoftheRMSsupply
current will thus produce a set of output responses that
will represent the distributions of the RMS supply cur-
rent under the simulated process parameter deviations.
An approach for the optimal setting of test limits
for DC testing is presented in [24] based on obtaining
faulty and fault-free probability distributions. In [18],
a statistical test technique is presented based on ana-
lyzing the harmonic content of the supply current. In
both cases, the quality of tests is presented as Type I
and II errors (see below). However, these are obtained
using simulation of a number of circuits and record-
ing the percentage number of good and faulty devices
misclassiﬁed.Theapproachpresentedinthispaperdif-
fers from the other approaches in that the test qual-
ity is obtained by considering faulty circuit probability
distributions.
Example distribution histograms obtained from a
Monte Carlo simulation of the RMS of the AC supply
current of the multiplier circuit described in Section 7
under normal and catastrophic short fault conditions
are shown in Fig. 3. Two points can be noted from this
plot: ﬁrstly that the faulty and fault-free circuit spread
due to process variations differ and secondly that the
histograms overlap each other partially. In general, the
measuredoutputdistributionsobtainedshouldapproxi-
matelyfollowtheNormaldistributionasaconsequence
of the central limits theorem. The set of distributions
obtained can be thought of as conditional probability
distributions p(φ | G) and p(φ | FN) for the fault-free
circuit and faulty circuit N, respectively, over the con-
tinuousmeasurementspace,φ (seeFig.4).Inthiscase,
the measured variable φ is the RMS supply current.
We can describe a discrimination function g(φ)
which represents the decision function programmed
into the ATE which decides whether a given IC should
be passed as good or failed as faulty for a given RMS
measurement. Since the ﬁnal stage of AFS is used to
model the ATE, g(φ) is used in the decision process to
decide whether a fault is detectable or undetectable.P1: XXX
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Fig. 3. Histogram of RMS supply currents under process parameter deviations.
Fig. 4. Probability distributions.
Inthispaperwehavechosentodeﬁnethe g(φ)func-
tion using the 3 σ points of the fault-free distribution.
From Fig. 4, we have
g(φ) =
 
1 (pass) ifGL <φ<GU
0 (fail) otherwise
The AFS post-processing procedure is thus to classify
the distribution for a fault (N) using g(φ). Since we
are considering the probability density function of the
faultycircuit,wecandeﬁnetheprobabilityofdetection
of a given fault N as:
PN =
  ∞
−∞
p(φ | FN)g(φ)dφ
=
  ∞
B
p(φ | FN)dφ +
  A
−∞
p(φ | FN)dφ
(4)
We can also calculate the probabilities of misclassiﬁ-
cation which are Type I and II errors from standard
Disk
followed.
hypothesis testing. This is shown in Table 1.
Deﬁning α and β as the probabilities of Type I and
II errors respectively gives
α =
  ∞
−∞
p(φ | G)g(φ)dφ
=
  ∞
B
p(φ | G)dφ +
  A
−∞
p(φ | G)dφ (5)
Table 1. Fault classiﬁcation.
Passed Failed
Good circuit  Type I error
Faulty circuit Type II error P1: XXX
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βN =
  ∞
−∞
p(φ | FN)(1 − g(φ))dφ
=
  B
A
p(φ | FN)dφ = 1 − PN (6)
The Type I error only depends on the fault-free (good)
distribution and is therefore the same for every fault.
The Type II error, however, is dependent on the faulty
circuit distribution and is thus different for every fault,
however it is not a conﬁdence measure in the results
since it is simply the probability that the fault in ques-
tion will be undetected.
5. Goodness of Fit Test
The theory presented in Section 4 is true regardless of
the PDF of the distribution obtained. However, in or-
der to calculate the probability of detection for a given
fault, we need an estimate of the PDFs of both the
faulty and fault free circuits using the Monte Carlo
simulation responses. It is expected in general that the
distribution PDF will follow the Gaussian normal dis-
tribution,asaconsequenceofthecentrallimittheorem.
In order to test the hypothesis that the distribution ob-
tained is Normal, it is possible to use a “goodness of ﬁt
test.” Several such tests have been developed including
thechi-squaredtestandtheKolmogorov-Smirnov(KS)
test [8]. The KS test, which we use here, is generally
accepted for continuous data.
The two-sided KS test procedure is as follows (from
[8]):
Let S(φ) be the cumulative distribution function based
on a set of random samples taken from distribution
p(φ). (i.e. the values obtained from the Monte Carlo
simulation).
Let p∗(φ)bethehypothesizeddistributionfunction(i.e.
a Normal distribution with mean and variance ob-
tained from the random samples).
The two sided KS test statistic T1 is deﬁned as the
greatest distance between S(φ) and p∗(φ). That is:
T1 = max
φ
 
 p∗(φ) − S(φ)
 
  (7)
This is shown graphically in Fig. 5. The hypothesis
thatthesamplesaresampledfromafunction p(φ) =
p∗(φ) is rejected if T1 is greater than the tabulated
KSTestStatisticvalueattheappropriatesigniﬁcance
level. Moreover, the test statistic T1 can be used as a
conﬁdence level in the distribution function.
Fig. 5. The KS test statistic.
The signiﬁcance level of the test governs the level of
“Normality” that must be achieved for the distribution
to be classed as Normal. The threshold to which this
levelissetisacompromisebetweenacceptingdistribu-
tions which are not Normal and rejecting distributions
which are in fact Normal. A value commonly used in
statistical analysis is to test to the 95% signiﬁcance
level, which is used throughout this thesis. Whilst the
acceptance of the hypothesis does not prove that the
data follows the hypothesized distribution, it indicates
that it is not an unsuitable approximation to use.
6. Test Selection and Test Quality
Evaluation Algorithm
This section presents the novel algorithm used for
test selection and test quality evaluation. Initially the
best set of frequencies and DC offsets are chosen with
the weighted sensitivity search technique described
in Section 2. One approach would then be to use
Monte Carlo simulation for each fault and for each
stimulus to evaluate the tests. However, this could
require a prohibitively large simulation overhead and
therefore the fault simulation algorithm described
below which reduces Monte Carlo fault simulation
time was developed.
Using a single fault simulation run for each stimulus
from the set, the best stimulus for detection of each
fault is obtained. The DIST metric used to determine
this is based on the separation of the nominal circuit
responses with respect to the fault-free standard devi-
ation in Eq. (8)
DISTi,j =
 
 φFj − φG
 
 
σG
 
 
 
 
 
stimulus i
(8)
where φGand φFj are the nominal response values of
the fault-free and each faulty circuit j respectively and
σG is the standard deviation of the fault-free circuit
obtained by Monte Carlo simulation.P1: XXX
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During this stage in the simulation, if the fault cur-
rent is an order of magnitude greater than the fault
freespreadusedfortheregionofacceptabilitythenthe
fault is clearly detectable and is dropped from the fault
list. Similarly, totally undetectable faults are marked
as undetectable and dropped. For the remaining faults,
the best test from the single response simulation (the
BEGIN
Obtain initial set of M best input stimuli from analyses:
• AC analysis for coarse DC offsets and amplitude
• Noise analysis for input amplitude
• Monte Carlo AC sweep over frequency and DC offset for process weighting
• AC sensitivity of each fault
DO FOR each stimulus i = 1. .M WHILE undropped faults exist
{
Perform Monte Carlo simulation on the fault-free circuit with stimulus i to
get upper and lower pass/fail limits
DO FOR each fault j = 1. .Nwherej not dropped
{
Do single simulation with stimulusi
Classify fault j:
IF totally detectable ∗∗ strike from fault list
{
Drop fault j from fault list
Set PODj = 100%
Set STIMj = i
Continue
}
ELSE
Record DISTi,j distance metric
}
}
DO FOR each fault j = 1. .N where j not dropped
{
REPEAT
{
Find i such that DISTi,j = max
i
(DIST i,j)* *ﬁnd best test stimulus
IF DISTi,j  = 0.0
{
Do Monte Carlo simulation using stimulus i and record PODj,
Set STIMj = i
Set DISTi,j = 0.0
}
}
WHILE KS test failed and max
i
(DIST i,j)  = 0.0
}
END
OUTPUT PODj , STIMj for fault j = 1. .N
stimulus with the largest DIST value) is selected and a
MonteCarloanalysisisperformedonthefaultycircuit.
The distribution of the results is compared to the Nor-
mal distribution using the KS test. If the faulty proba-
bilitydistributionisindeedNormalthentheprobability
of detection, PODj, can be calculated using Eq. (4), if
not, the next best test is tried. The whole algorithm is
presented below:P1: XXX
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where
N = Number of faults on fault list
M = Number of input stimuli
PODj = Probability of detection for fault j = 1. .N
STIMj = Best stimulus for fault j = 1. .N
DISTi,j =Distancemetricforfault j =1..N,stimulus
i = 1..M
7. Experimental Procedure and Results
This technique was evaluated on a continuous time
analog multiplier circuit from a commercial cell li-
brary consisting of a series of 4 active attenuators/level
shifters, a Gilbert gain cell, a voltage reference and
an opamp conﬁgured as a current to voltage converter,
(see Fig. 6). The inputs are applied to V+x (AC and DC
stimuli)and V+y (DClevelofinputstimulusonly)with
V−x and V−y grounded. Power supply voltages of +5
and−5voltsareappliedtoVDDandVSSrespectively.
All Monte Carlo simulations were conducted by vary-
ingthelevel2SPICEtransistorparametersVTO,TOX,
UO, LD and poly resistance using process variation in-
formation. For this circuit, an operating point analysis
takesabout0.15sona500MHzSunUltraSPARCpro-
cessor.AnACanalysistakesabout0.02s.Themarginal
Fig. 6. Multiplier cell.
cost of AC sensitivity analysis is insigniﬁcant. A tran-
sientanalysisover10cyclesrequiresabout0.25s.This
ﬁgure applies to fault-free and fault simulations and to
each Monte Carlo simulation.
In order to extract the AC component of the sup-
ply current at the supply terminal VDD of the circuit
under test for these simulations, a behavioral current
controlled voltage source (CCVS) converts the total
(DC and AC) supply current to a voltage. A capacitor
blocks the DC component of the voltage at the output
of the CCVS and the steady state AC RMS voltage is
measured across a resistance using the HSPICE .mea-
surecommand,afterinitialtransientsinthecircuithave
died down.
The ﬁrst part of the test stimulus generation algo-
rithm ﬁnds a set of suitable inputs using small signal
analysis techniques. The small signal transfer charac-
teristic from the input to the power supply terminal is
calculated, deﬁned as the Idd-tf response. Fig. 7 shows
theIdd-tfforallinputoffsetsofthemultiplier.Itcanbe
seen that Idd-tf increases approximately linearly over
the range −4 to 5 volts.
The change in Idd-tf over the range −4t o5Vi s
due to the biasing arrangement used in the attenuators
that causes the operating point of the transistors to de-
pend on the DC input voltage. Therefore, if a largeP1: XXX
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Fig. 7. Small signal input to supply current transfer response Idd-tf
of the multiplier plotted against DC input offset.
amplitude sinusoid is applied to this circuit, the sup-
ply current response will contain signiﬁcant distortion.
For the essentially linear AC small signal sensitivity
analysis to give predictable results, a small amplitude
sinusoid must be used.
Thenoise(thermal,“1/ f ”,andshot)generatedbythe
circuit must not mask the AC supply current generated
by the input stimulus. A signal to noise test is used to
determine the smallest amplitude of stimulus we could
use. The noise analysis is performed at a DC offset
relatingtoaminimumintheIdd-tfresponse.Thisisthe
DC offset voltage that will give the lowest amplitude
AC supply current. A minimum in Idd-tf near a DC
input offset of −4 V is seen in Fig. 7.
The fault free AC RMS supply current at a DC input
offset of −3.75 V is approximately 1.5 µVa t1M H z
and 4.5 µV at 10 MHz, (just above the 7.5 MHz pass-
band of the opamp) when stimulated with, for example
a0.25Vamplitudesinusoid.Fig.8showsthetotalnoise
atthesefrequenciesis65nA/
√
Hzand125nA/
√
Hzre-
spectively.Thesignaltonoiseratiosare27dBat1MHz
and 31 dB at 10 MHz. These ﬁgures can be compared
to the minimum noise ratios necessary for the transfer
of video signals of 20–30 dB. Therefore even at high
frequenciesthesupplycurrentresponsewillnotbelost
innoise.A0.25Vamplitudestimuluscanthusbeused.
The next part of the algorithm consists of ﬁnding a
set of stimuli and therefore an AC sensitivity analysis
was performed for each virtual (10 M  resistor) short
circuit fault injected into the multiplier at DC offsets
of −3.75 volts to +3.75 volts. DC offsets outside this
range caused distortion.
Fig. 8. Total integrated supply current noise with the input of the
multiplier held at −3.75 V plotted versus frequency.
The maximum sensitivity for most of the faults con-
sidered occurred at the highest frequency 10 MHz and
at the lowest DC offset −3.75 volts. However the rel-
ative change in fault free RMS supply current due to
process variation also showed a maximum of ±90%
with these stimuli parameters suggesting a possibil-
ity that many of the faults in the attenuators would be
undetected.Usingtheweightedsensitivitymeasurede-
ﬁned in Eq. (10) the best test for the attenuators was
at 3 MHz which has high sensitivity to the fault at this
frequency but only ±30% relative deviation. A plot of
the weighted sensitivity for a gate source short in one
ofthetransistorsofanattenuatorisillustratedinFig.9.
Faults in the opamp showed a very high sensitiv-
ity at 10 MHz, approximately 10 times of that at
Fig. 9. The variation of process weighted sensitivity measured at
the power supply terminal of the multiplier versus DC input offset
and frequency of the input stimulus.P1: XXX
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3 MHz offsetting the effect of process variation in the
weightedsensitivitymeasureandsothe10MHzsignal
at −3.75 V remains the best test. In summary, the four
best test frequencies were 3 MHz (27 faults), 10 MHz
(22 faults), 1.8 MHz (6 faults) and 560 kHz (4 faults),
all at an offset of −3.75 V. These cover 59 out of the
77 short circuit faults considered. Other tests could be
considered, for example +3.75 volts offset at a fre-
quencyof10MHz(1fault).Howevertheseareunlikely
to substantially increase the fault coverage the circuit,
because these faults are likely to be covered by many
different tests.
The algorithm described in Section 6 was then used
to obtain the probability of detection and optimum in-
put stimulus for each open and short fault considered.
Using the algorithm is was possible to eliminate 28
out of a total of 199 clearly detectable or clearly un-
detectable faults prior to the Monte Carlo simulation
stage. Moreover, since accurate Monte Carlo simula-
tion was (for nearly all faults) only performed at one
optimumstimulus,aconsiderablereductionsimulation
timewasachieved.Tables2and3showthenumbersof
simulationsrequiredtofaultsimulatetheopampcircuit
using a brute force (i.e. simulate everything) approach
versus that using the algorithm of Section 6. As can
be seen, the number of simulations is reduced by over
5 times.
The results from the fault simulation are shown in
Table 4. Many faults have probabilities of detection
either towards 100% (totally detectable) or close to
0% (totally undetectable), because some faults have
practically no inﬂuence on the RMS supply at all and
Table 2. No. of simulations for “Brute Force” approach.
Simulation stage Explanation Total
Good Monte Carlo simulation Stimuli × Monte Carlo runs: 6 × 30 180
Faulty Monte Carlo simulation Stimuli × Monte Carlo runs × faults: 6 × 30 × 199 35820
Total 36000
Table 3. No. of simulations for hybrid fault simulation algorithm.
Simulation stage Explanation Total
Good Monte Carlo simulation Stimuli × Monte Carlo runs: 6 × 30 180
Initial single simulation Stimuli × faults—stimuli for faults that are already detectable: 6 × 199 – 36 1158
Faulty Monte Carlo simulation (Faults—eliminated faults) × Monte Carlo runs: (199 − (11 + 17 + 8)) × 30 4890
Extra Monte Carlo simulations Faults which failed KS test × Monte Carlo runs: 6 × 30 180
Total 6408
Table 4. Fault coverage.
Probability of % number
Classiﬁcation detection range of faults
Detectable faults PDi > 99.5% 36
Undetectable faults PDi < 0.5% 16
Partially detectable faults 0.5% < PDi < 99.5% 42
Simulation did not converge N/A 6%
those that do only required a small change in current
to be close to 100% detectable. Faults for which the
simulationconvergedwerecategorizedintodetectable,
undetectable or partially detectable using a threshold
of PDi =0.5%. This was chosen arbitrarily based on
0.27%, the probability of a type I error (a good cir-
cuit classed as faulty), any higher accuracy would not
be appropriate, since the cut-off value between faulty
and fault free responses was assumed to be 3 standard
deviations. 199 faults were considered.
Theresultscanalsobeexpressedasanaverageprob-
ability of detection over all convergent faults, which in
this case is 65%. The 42% faults classiﬁed as partially
detectable are of the most interest. It was noted that
certain faults produced a variance different to that of
the fault free case; an example for a gate-drain short
fault is shown in Fig. 5. This conﬁrms the need for a
fullMonteCarlosimulationonboththefaultyandfault
free responses in such cases.
It is of particular interest to investigate a suitable
value for the DIST test metric which can be used to
eliminateclearlydetectablefaultswhilstnotincorrectlyP1: XXX
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Fig. 10. Fault classiﬁcation and percentage probability of detection error.
classifyingundetectablefaults.Theproblemhereisthat
the process parameter spread effect on each faulty cir-
cuit is not known at the stage in the algorithm where
clearly detectable faults are eliminated, and the cut-
off value must be set at a high value. The graph in
Fig. 10 shows the number of incorrectly classiﬁed and
correctly eliminated faults as a function of the DIST
cut-off value. Clearly if the separation distance is re-
duced then the number of faults dropped increases,
which would lead to savings in simulation time, but
at the expense of an increased number of incorrectly
classiﬁed faults. The percentage error in the average
probability of detection ﬁgure is also plotted because
it indicates the effect of the overall error caused by the
incorrectly classiﬁed faults.
Care must also be taken when considering the er-
ror in probability of detection, however, if the relative
probabilities of fault occurrence are to be taken into
consideration using a technique such as IFA. A small
error in a fault which is highly likely to occur will
produce a higher overall inaccuracy than that which is
unlikely to occur. Further work should incorporate this
additional parameter into the hybrid fault simulation
algorithm.
Inordertoevaluatetheeffectofthefaultmodelresis-
tance value on the results, the experiment was repeated
using 500   in place of 1   in the short fault model for
Monte Carlo simulations. It was found that the maxi-
mum difference in probability of detection for any one
fault was 22%; the average over all 79 short faults was
however less than 2%. Thus in this case the effect of
higherresistancefaultmodelsisminimalontheoverall
fault test quality.
8. Conclusions
This paper has described the principle of an automatic
test generation and veriﬁcation technique for analog
circuits. It has been shown to be both effective and
easy to implement (suitable for test automation). The
approach is directed speciﬁcally at the generation of
stimuliforstructuraltestsinordertodetectcatastrophic
faults in analog circuits, using RMS supply current
monitoring, but is not restricted to supply current tests.
Testsforsampledcircuitscouldbederivediftheywere
ﬁrst converted to the continuous time domain and the
appropriate fault models employed [14].P1: XXX
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Thestimulusisgeneratedbychoosingthefrequency
andDCoffsetofasinusoidthathasthehighestsensitiv-
itytofaultybehaviorbutalowsusceptibilitytoprocess
parameter change. The test is then veriﬁed with fault
simulation, using an initial low accuracy simulation
followed by a very accurate Monte Carlo simulation
for those faults that are marginal cases. Thus, exces-
sive fault simulation effort is avoided whilst still re-
taining accurate results and generating optimum tests.
For each fault considered, a measure of detectability is
calculated based on probability theory that takes into
account the likely variation in supply current due to
process parameter deviations. Using a mixture of fault
simulationapproaches(hybridfaultsimulation)hasre-
duced simulation time to the point where it is feasible
without signiﬁcant loss of accuracy.
Althoughinthiscasethefaultcoverageﬁgureswere
not high for either resistance of fault model employed,
all faults which were classed as undetectable were
found to have little effect on the functionality of the
circuit, passing a speciﬁcation test. Those faults that
wereclassedaspartiallydetected,mostlyintheopamp
would need other tests, perhaps measuring the RMS of
the output voltage. Further work needs to be done to
automatically derive such tests. +An alternative is to
modify the circuit, to reduce the masking effect of the
attenuators.
Further work should focus on the application of the
test algorithm to sampled circuits and other structural
test methodologies. In addition, further automation of
the test stimulus generation technique is required to in-
cludecircuitsthathavemultipleinputs.Furthermoreto
increase conﬁdence in the results, the entire spectrum
ofbridgingresistancesshouldbeconsideredwithinthe
faultsimulationscheme.Clearly,asthisapproachrelies
onthesensitivitycalculations,thecircuitunderconsid-
erationmustbeoperatinginalinearregion.Highlynon-
linear circuits cannot be analyzed using this approach
and therefore may need to be partitioned. Again, this
is a subject for further work.
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